

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in this application. As compared to the prior versions and listings of the claims, Claims 95, 107, 116, 120, 122, 123, and 125 have been amended.

Listing of Claims:

Claims 1-94 (Cancelled)

95. (Currently amended) A process for fabricating a state change element in a 3-D semiconductor memory device comprising the steps of:

- (a) forming a semiconductor layer;
- (b) oxidizing at least a portion of the semiconductor layer in a plasma to form an oxide antifuse layer overlying the semiconductor layer; and
- (c) creating a plurality of memory cells by repeating steps a and b for multiple memory layers, each memory layer comprising vertically fabricated memory cells, wherein the 3-D semiconductor memory device comprises a plurality of layers of memory cells stacked vertically above one another.

96. (Previously presented) The process of claim 95, wherein the step of oxidizing at least a portion of the semiconductor layer comprises oxidizing at a temperature of no more than about 400°C.

97. (Previously presented) The process of claim 95, wherein the step of oxidizing at least a portion of the semiconductor layer comprises a self-limiting oxidation process having an oxidation rate, and wherein the oxidation rate gradually decreases during the oxidation process.

98. (Previously presented) The process of claim 95, wherein the step of forming a semiconductor layer comprises forming a layer of polycrystalline silicon doped with a conductivity determining dopant.

99. (Previously presented) The process of claim 95, wherein the step of forming a semiconductor layer comprises forming a layer of amorphous silicon.

100. (Previously presented) The process of claim 95, wherein the step of forming a semiconductor layer comprises forming a layer of recrystallized silicon.

101. (Withdrawn) A process for fabricating a memory cell comprising:
forming a steering element; and
forming a state change element adjacent to the steering element,
wherein the state change element includes a dielectric rupture layer, and
wherein the dielectric rupture layer is formed by a plasma oxidation process.

102. (Withdrawn) The process of claim 101, wherein the plasma oxidation process forms an oxide layer on a semiconductor material within the state change element.

103. (Withdrawn) The process of claim 101, wherein the step of forming a steering element comprises forming a steering element containing metal elements, and wherein the plasma oxidation process is carried out at a temperature below that at which the metal elements can interdiffuse in the steering element.

104. (Withdrawn) The process of claim 103, wherein the plasma oxidation process comprises a process carried out at no more than about 400°C.

105. (Withdrawn) The process of claim 103, wherein the step of forming a steering element containing metal elements comprises forming a refractory metal.

106. (Withdrawn) The process of claim 103, wherein the step of forming a steering element containing metal elements comprises forming a refractory metal silicide.

107. (Currently amended) A process for fabricating a cell in a 3-D semiconductor memory device comprising:

forming a first conductor layer;

forming a first semiconductor layer overlying the conductor layer;

oxidizing at least a portion of the first semiconductor layer in a plasma to form an oxide layer thereon;

forming a second semiconductor layer overlying the oxide layer;

sequentially etching the second semiconductor layer, the oxide layer, the first semiconductor layer and the first conductor layer to form a line;

forming a second conductor layer overlying the line; and

sequentially etching the second conductor layer and the line to form a pillar of the 3-D semiconductor memory device, wherein the 3-D semiconductor memory device comprises a plurality of layers of memory cells stacked vertically above one another.

108. (Previously presented) The process of claim 107, wherein the step of oxidizing at least a portion of the first semiconductor layer comprises plasma oxidation at a temperature of no more than about 400°C.

109. (Previously presented) The process of claim 107, wherein the step of forming a first conductor layer comprises forming a conductor layer including metal elements, and wherein the step of oxidizing at least a portion of the first semiconductor layer comprises a plasma oxidation process carried out at a temperature below that at which the metal elements can interdiffuse in the conductor layer.

110. (Previously presented) The process of claim 109, wherein the step of forming a conductor layer containing metal elements comprises forming a refractory metal.

111. (Previously presented) The process of claim 109, wherein the step of forming a conductor layer containing metal elements comprises forming a refractory metal silicide.

112. (Previously presented) The process of claim 107, wherein the step of sequential etching comprises forming edge regions on the pillar, and wherein the process further comprises oxidizing the edge region using a plasma oxidation process.

113. (Previously presented) The process of claim 107, wherein the step of forming a first semiconductor layer comprises forming a layer of polycrystalline silicon doped with a conductivity determining dopant.

114. (Previously presented) The process of claim 107, wherein the step of forming a first semiconductor layer comprises forming a layer of amorphous silicon.

115. (Previously presented) The process of claim 107, wherein the step of forming a first semiconductor layer comprises forming a layer of recrystallized silicon.

116. (Currently amended) A process for fabricating a single element antifuse in a 3-D semiconductor memory device comprising:

forming a first active electrode layer;

oxidizing at least a portion of the first active electrode layer in a plasma to form an oxide antifuse layer thereon; and

forming a second active electrode layer overlying and in intimate contact with oxide antifuse layer;

wherein the 3-D semiconductor memory device comprises a plurality of layers of memory cells stacked vertically above one another.

117. (Previously presented) The process of claim 116, wherein the first active electrode layer comprises an anode, and wherein the second active electrode layer comprises a cathode.

118. (Previously presented) The process of claim 116, wherein the first active electrode layer comprises a cathode, and wherein the second active electrode layer comprises an anode.

119. (Previously presented) The process of claim 116 further comprising forming a first conductor lead below the first active electrode layer and forming a second conductor lead above the second active electrode layer, wherein each of the first and second conductor leads are orthogonally disposed relative to one another.

120. (Currently amended) A process for fabricating a 3-D semiconductor memory device comprising the steps of:

forming a first stack comprising a state change element; and

forming a second stack comprising a state change element overlying the first stack,

wherein forming each of the first stack and the second stack comprises

forming a semiconductor layer; and

oxidizing at least a portion of the semiconductor layer in a plasma to form an oxide antifuse layer overlying the semiconductor layer;

wherein the 3-D semiconductor memory device comprises a plurality of layers of memory cells stacked vertically above one another.

121. (Previously presented) The process of claim 120 further comprising forming orthogonally disposed conductor leads above and below each of the first and second stacks.

122. (Currently amended) A process for fabricating a cell in a 3-D semiconductor memory device comprising:

forming a first conductor layer;

forming a first semiconductor layer overlying the first conductor layer;

oxidizing at least a portion of the first semiconductor layer to form an oxide layer

thereon;

forming a second semiconductor layer overlying the oxide layer;

sequentially etching the second semiconductor layer, the oxide layer, the first

semiconductor layer, the first conductor layer to form a line;

forming a second conductor layer overlying the first line;

etching the second conductor layer to form a second line orthogonal to the first line and

etching the first line to form a pillar; and

forming edge regions on the pillar using a plasma oxidation process;

wherein the 3-D semiconductor memory device comprises a plurality of layers of memory cells stacked vertically above one another.

123. (Currently amended) A process for fabricating a 3-D semiconductor memory device comprising the steps of:

forming a first stack comprising a steering element and a state change element;

forming a second stack comprising a steering element and a state change element overlying the first stack,

wherein the first and second stacks comprise elements of a pillar in a 3-D memory array, wherein the 3-D memory array comprises a plurality of layers of memory cells stacked vertically above one another, and

forming edge regions on the pillar using a plasma oxidation process.

124. (Previously presented) The process of claim 122, wherein forming a first stack comprises:

forming a bottom conductor layer;

forming a bottom semiconductor layer overlying the conductor layer;

oxidizing at least a portion of the bottom semiconductor layer in a plasma to form an oxide layer thereon;

forming a top semiconductor layer overlying the oxide layer; and

sequentially etching the top semiconductor layer, the oxide layer, the bottom semiconductor layer and the bottom conductor layer.

125. (Currently amended) A process for fabricating a pillar in a 3-D semiconductor memory device, wherein the pillar includes a steering element and a state change element vertically arranged between orthogonally disposed conductors leads, the process comprising the steps of:

forming a semiconductor layer; and


oxidizing at least a portion of the semiconductor layer in a plasma to form an oxide antifuse layer overlying the semiconductor layer;

wherein the 3-D semiconductor memory device comprises a plurality of layers of memory cells stacked vertically above one another.

If the Examiner has any questions, he is asked to contact the undersigned attorney at
(312) 321-4719.

Dated: November 1, 2004

Respectfully submitted,



Joseph F. Hetz
Reg. No. 41,070
Attorney for Applicants

BRINKS HOFER
GILSON & LIONE
P.O. Box 10395
Chicago, Illinois 60610
(312) 321-4719